The integration of graphene with complex-oxide heterostructures such as LaAlO 3 /SrTiO 3 offers the opportunity to combine the multifunctional properties of an oxide interface with the electronic properties of graphene. The ability to control interface conduction through graphene and understanding how it affects the intrinsic properties of an oxide interface are critical to the technological development of novel multifunctional devices. Here we demonstrate several device archetypes in which electron transport at an oxide interface is modulated using a patterned graphene top gate. Nanoscale devices are fabricated at the oxide interface by conductive atomic force microscope (c-AFM) lithography, and transport measurements are performed as a function of the graphene gate voltage. Experiments are performed with devices written adjacent to or directly underneath the graphene gate.
nature of electric-field modulation of carrier transport, ideally by using either side as an electrical gate for the other, is of fundamental importance in developing novel multifunctional devices.
Control of charge carriers via electric-field gating has been widely employed in LAO/STO-based interfacial field-effect transistor (FET) devices through different gating configurations such as a global back gate, 5, 7, 18, 19 global top-and side-gates, 20-23 local top-and side-gates, 14, 15, 22, 24 and electrolytic topgates. 25 Among all of these gating options, global back gating has some disadvantages due to various properties of STO (e.g., high dielectric permittivity at low temperature), which can complicate the carrier tuning in the nanoscale devices. Other effects are believed to play an important role, including intrinsic structural phase transitions, [26] [27] [28] locally ordered structural domains, 29, 30 and oxygen vacancies.
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Use of in-plane side-gates in devices created by c-AFM lithography can introduce other limitations such as current leakage. The top-gating approach with deposited metal electrodes or electrolytes show robust tunability with reduced leakage, since the thin top layer of LAO serves as an excellent dielectric medium. 20, 25, 32, 33 Employing graphene as a top-gate, we can take advantages of its unique properties such as high carrier mobility, high chemical stability, and easily configured nanoscale geometry.
Moreover, one could envision exploring novel physics of nanoscale field-effect devices where nanoscale graphene and oxide-based conducting elements are fabricated in a close proximity.
Here we define several reconfigurable nanoscale devices in G/LAO/STO heterostructures and investigate electric-field control of charge transport at the LAO/STO interface using an in-situ patterned graphene structure as a top gate. Unique transport properties of an oxide interface are observed at mesoscopic transport regimes, suggesting highly useful gating options of patterned graphene as a local gate for nanoscale devices. Results are discussed through top-gate dependent ! − ! −curves and magnetoconductance for each device.
RESULTS AND DISCUSSION
Electric-field control of interfacial conductance is investigated on using several types of fieldeffect devices fabricated on G/LAO/STO heterostructures. The first two types of devices (Devices A and B) are structured in a typical 3-terminal (3-t) arrangement in which two ends of the interfacial nanowire serves as source (S) and drain (D) and the electrically isolated graphene is used as a top gate (TG) for modulating the electrical transport at the LAO/STO interface at room temperature. The other three types of devices (Devices C, D, and E) are 5-t Hall bars in which 4-t probes of interfacial nanowire device is tuned with a patterned graphene structure as a local top-gate at cryogenic temperatures.
We first investigate the conductance tunability in Device A, shown in Figure 1(a) . A 3-t nanowire is fabricated at the LAO/STO interface, both underneath a graphene-covered region and bare LAO region. The nanowire segment directly underneath the graphene region, as indicated by the red arrow in Figure 1(a) , serves as the active region of the device. A cross-sectional view in the vicinity of the active region is shown schematically in Figure 1 (b), where electrons accumulate locally at the interface during the nanowire-writing process. The 2-t conductance between the source electrode ! and drain electrode ! is monitored while writing the nanowire (Figure 1(c) and subsequent repeated application of top-gate ! !" applied to the graphene (Figure 1(d) . When the graphene top gate is grounded, the device exhibits negligible conductance. When a voltage is applied to the top gate, the nanowire conductance first increases slowly and then rapidly at ! !"~ 6 V. Such field-effect gating behavior is repeated several times both in forward and reverse bias conditions, as shown for 12 cycles in the relatively large top-gate voltage. Hysteresis-free gating could be useful for potential applications in oxide-based electronic devices. Therefore, this observation demonstrates a robust field-effect gating of LAO/STO interfacial devices. The operation of the device is limited only by the gradual decay of the nanowires that lead to the active device, not by the graphene active area itself. The conductance decay can be halted by placing the device in a vacuum environment.
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A second class of device, Device B, modifies the geometry so that the nanowire is written only in close proximity to, but not underneath, the graphene. In Device B we are able to completely switch -on and -off the nanowire conductance, even though the channel is as far as 100 nm away from the edge of graphene. This proximity-induced field effect resembles the metastable writing that occurs when performing c-AFM lithography on LAO/STO. 34 In a typical c-AFM writing process, a positively-biased AFM tip acts as a source for protonating the surface in a humid environment, resulting in electrons being attracted to the oxide interface. When the tip bias is reversed, the tip removes the H + and restores the original surface, restoring the initially insulating interface. Here, graphene plays a role that is analogous to the AFM tip, and achieves local hysteretic control of the metal-insulator transition at the LAO/STO interface. The suppressed hysteresis effect in the device made underneath graphene may be caused by graphene gateinduced adsorption and desorption of surface ions. These effects can be completely suppressed when wires are written under vacuum or dry environment.
We next investigate local modulation of the metal-insulator transition in a 4-t LAO/STO nanowire device, created in close proximity to a graphene top gate (Device C). The device architecture and measurement scheme are shown schematically in Figure 3(a) . A nano-ribbon-like graphene structure is patterned in situ by anodic etching 17,35,36 of large-area graphene in a predefined path across the G/LAO/STO device. A 4-t nanowire device is created at close proximity to the graphene layer. The active part of the device, shown in Figure 3 (c), is separated by ~ 100 nm from the edge of the graphene. Four-terminal conductance of the nanowire is monitored during device writing (Figure 3(d) ).
The conductance slowly decays (typical decay time is 1 − 2 hours) due to exposure of the surface to ambient atmosphere, but such devices are known to be indefinitely stable under vacuum/cryogenic conditions. 37 This particular device was transferred within 5 minutes to the cryostat and cooled to ! = 2 K in order to investigate its gate-tunable properties.
! − ! curves are measured at different top-gate voltages (Figure 3 Near the metal-insulator transition, we observe oscillations in the conductance (Figure 3(g) ) that become more pronounced at the lowest temperatures (2 K). These oscillations are consistent with gate-controlled conductance quantization observed in other sketched LAO/STO devices. [38] [39] [40] To investigate this effect further, top-gated conductance measurements are performed on a similar device (Device D, Figure 3(c) ) in an out-of-plane magnetic field ! at ! = 50 mK. At ! = 0 T, the nanowire conductance is tuned completely from metallic to insulating while sweeping the top-gate from 0.1 V to −0.1 V, as shown in Figure 4(a) . Similar to the previous results observed at 2 K, the onset of a metal-insulator transition shows pronounced oscillatory features. The peak splitting is apparent at different top-gate voltages, which is clearly visible in the magnetoconductance map in Figure 4 in the superconducting regime is non-zero (see Figure S4 in Supporting Information) which has been attributed to gapless quasiparticles. 43 Figure 6(e) shows the evolution of the zero-bias-peak with increasing field, which is a similar to the measurement shown in Figure 4 (b). Although several fine features are weakly resolved, most of the resonance-like peaks undergo linear Zeeman-like splitting above a critical field ! ! = 3 T, consistent with the phenomenon of electron-pair breaking.
CONCLUSION
We have integrated graphene with LAO/STO heterostructures and used the graphene layer as a local top-gate for nanoscale devices fabricated at the LAO/STO interface. A variety of nanoscale devices are created by reconfiguring the LAO/STO conducting region using c-AFM lithography. Under ambient conditions, field-effect tuning of the interface conduction is robust and hysteresis-free for the devices fabricated underneath graphene. LAO/STO devices that have a small lateral separation are found to be strongly hysteretic, suggesting a route for reconfigurable gating without the use of c-AFM lithography. Beyond usual top-gate tuning of devices, local control of confined electron gas is achieved in nanowire devices with and without barriers up to the single-electron tunneling regime at low temperatures. Field-dependent measurements reveal the unique intrinsic phenomena of electron-pairing without superconductivity. These results highlight the excellent gating performance of graphene and pave the way for developing novel multifunctional devices consisting of graphene and complex-oxides.
METHODS
LAO/STO sample preparation. LAO/STO heterostructures are fabricated by growing 3.4 unit cell LAO films on TiO 2 -terminated STO (001) substrates using pulsed laser deposition (PLD). 44, 45 The LAO film thickness is controlled by in-situ monitoring of the reflection high-energy electron diffraction (RHEED) spot intensity during the layer-by-layer growth of LAO. The sample is then patterned with 12-electrodes at each active device region, called a "canvas". The electrodes are made using a two-step deposition process: (1) six electrodes to contact the interface are made by ion (Ar+) milling followed by backfilling with 4 nm titanium (Ti) and 25 nm of gold (Au) via sputter deposition process; (2) six topelectrodes, isolated from the LAO/STO interface, are made by depositing 4 nm/25 nm Ti/Au directly on LAO surface. The interface electrodes make electrical contact with the LAO/STO interface, e.g. to make devices using c-AFM lithography, while the top-electrodes are used to make electrical contact to graphene.
Graphene synthesis, transfer, and patterning. Large area single-layer graphene is synthesized by atmospheric pressure chemical vapor deposition (APCVD) on ultra-smooth Cu wafers. 46, 47 The graphene layer is transferred onto pre-patterned and mildly oxygen-plasma-cleaned LAO/STO substrates using a standard poly-methyl methacrylate (PMMA) assisted wet-transfer procedure.
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Circular graphene pieces of ~ 20 µμm diameter are patterned at each canvas using standard deepultraviolet (DUV) lithography and controlled oxygen plasma etching (see Supporting Information, Figure S1 ). A mask was employed during DUV exposure in order to precisely align the circular graphene piece with the top-electrodes and electrically isolate it from interface. Additional patterning of graphene to create nanoscale shapes (see Figure S2 in Supporting Information) was performed by in-situ anodic etching using c-AFM lithography.
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Sample characterization. An AFM (Asylum MFP-3D) is used in a non-contact mode to examine the surface morphology of the LAO/STO substrate and transferred graphene, which showed smooth morphology without significant contaminants or trapped water molecules. AFM images are acquired in air using doped silicon cantilevers operated in tapping mode. Raman spectroscopy, using a 
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